Advances in Embedded and Fan-Out Wafer Level Packaging Technologies

Description

Examines the advantages of Embedded and FO-WLP technologies, potential application spaces, package structures available in the industry, process flows, and material challenges Embedded and fan-out wafer level packaging (FO-WLP) technologies have been developed across the industry over the past 15 years and have been in high volume manufacturing for nearly a decade. This book covers the advances that have been made in this new packaging technology and discusses the many benefits it provides to the electronic packaging industry and supply chain. It provides a compact overview of the major types of technologies offered in this field, on what is available, how it is processed, what is driving its development, and the pros and cons. Filled with contributions from some of the field’s leading experts, Advances in Embedded and Fan-Out Wafer Level Packaging Technologies begins with a look at the history of the technology. It then goes on to examine the biggest technology and marketing trends. Other sections are dedicated to chip-first FO-WLP, chip-last FO-WLP, embedded die packaging, materials challenges, equipment challenges, and resulting technology fusions. Discusses specific company standards and their development results Content relates to practice as well as to contemporary and future challenges in electronics system integration and packaging Advances in Embedded and Fan-Out Wafer Level Packaging Technologies will appeal to microelectronic packaging engineers, managers, and decision makers working in OEMs, IDMs, IFMs, OSATs, silicon foundries, materials suppliers, equipment suppliers, and CAD tool suppliers. It is also an excellent book for professors and graduate students working in microelectronic packaging research.

Get the book

Amazon.com

Search the book

eBay.com

Search the book

Other editions

• 

  Advances in Embedded and Fan-Out Wafer Level Packaging Technologies

  • 2019-02-20
  • 576 pages
  • Ebook
  • John Wiley & Sons
• 

  Advances in Embedded and Fan-Out Wafer Level Packaging Technologies

  • 2019-02-20
  • 576 pages
  • Ebook
  • John Wiley & Sons

Similar books

• 

  Embedded and Fan-Out Wafer and Panel Level Packaging Technologies for Advanced Application Spaces: High Performance Compute and System-in-Package

  By Beth Keser, Steffen Kröhnert

  The book begins with a market analysis of the latest technology trends in Fan-Out and Wafer Level Packaging before moving on to a cost analysis of these solutions.

• 

  Embedded and Fan-Out Wafer and Panel Level Packaging Technologies for Advanced Application Spaces: High Performance Compute and System-in-Package

  By Beth Keser, Steffen Kröhnert

  The book begins with a market analysis of the latest technology trends in Fan-Out and Wafer Level Packaging before moving on to a cost analysis of these solutions.

• 

  Wafer-Level Chip-Scale Packaging: Analog and Power Semiconductor Applications

  By Yong Liu, Shichun Qu

  This book also: · Covers the development of wafer-level power discrete packaging with regular wafer-level design concepts and directly bumping technology · Introduces the development of the analog and power SIP/3D/TSV/stack die packaging ...

• 

  Fan-Out Wafer-Level Packaging

  By John H. Lau

  This comprehensive guide to fan-out wafer-level packaging (FOWLP) technology compares FOWLP with flip chip and fan-in wafer-level packaging.

• 

  Materials for Advanced Packaging

  By Daniel Lu, C.P. Wong

  In: Proceedings of the 51st electronic components and technology conference, pp 310–316 Zhang Z, Wong CP (2002) Novel ... In: Proceeding of the IEEE 16th Electronics packaging technology conference EPTC, pp 817–821 Weber PO (2000) Chip ...

• 

  Semiconductor Advanced Packaging

  By John H. Lau

  The book focuses on the design, materials, process, fabrication, and reliability of advanced semiconductor packaging components and systems.

• 

  Heterogeneous Integrations

  By John H. Lau

  This book addresses the fabrication of RDLs for heterogeneous integrations, and especially focuses on RDLs on: A) organic substrates, B) silicon substrates (through-silicon via (TSV)-interposers), C) silicon substrates (bridges), D) fan-out ...

• 

  Power Electronic Packaging: Design, Assembly Process, Reliability and Modeling

  By Yong Liu

  This book also: Explains numerous types of electronic packaging design, including power discrete packaging, power IC packaging and power wafer level CSP Provides the reader with a fundamental understanding of the evolution of power ...

• 

  'Advances in Microelectronics: Reviews', Vol_1

  By Sergey Yurish

  This book ensures that readers will stay at the cutting edge of the field and get the right and effective start point and road map for the further researches and developments.

• 

  2020 IEEE 22nd Electronics Packaging Technology Conference (EPTC)

  By IEEE Staff

  EPTC 2020 will feature keynotes, technical sessions, short courses, forums, exhibitions, social and networking activities It aims to provide a good coverage of technology developments in all areas of electronics packaging from design to ...